Saber进行开关电源Transient仿真时的推荐设置，与大家共享！

SOLVNET HOME| SYNOPSYS.COM| FEEDBACK| SITE MAP| HELP| SIGN OUT

• 
  
• Documentation
  
• Support
  
• Downloads
  
• Training
  
• Methodology
  
• My Profile
  
• 
  

homeSolvNet Article
SolvNet Article


Article Saved
Saber Simulation Parameters for Switching Circuits in Transient Analysis
Doc Id: 028508 Product: Saber Last Modified: 01/25/2010
Rate Article:
Manage Saved Article Tag Article Print Email


Question:

What are the recommended simulation parameters in Saber while performing transient analysis for electrical switching circuits?Answer:

Performing a transient analysis in Saber requires you to specify two parameters.

• End time (tend)
  
• Time step (tstep)
  

Note: You must set the tend and tstep parameters, as these parameters are different for every design. You can minimize the difference in the switching current by using the recommendedsimulation parameters and settings described in this article. This article providesan example electrical switching circuit as shown in Figure-1. You can download the example circuit test.zip Figure-1Different values of time step inputs give different output values or resultantwave forms. Figure 2 shows the wave form for the switching current shown in Figure-1,when performing transient analysis with three different tstep input values 10u, 1u & 0.1u respectively. Figure-2You can infer from Figure 2 that the switching current wave forms vary based on tstep value. The recommended simulation settings when performing transient analysis for the switching circuits and power supply designs are as follows:

• tstep=1n
  
• Order=1
  
• tniter=5
  
• TERRNORM=3
  

See Figure-3 for a snapshot of the transient analysis settings. Figure-3

Rate Article:
Manage Saved Article Tag Article Print Email

Your Recently Viewed Articles

• Saber Simulation Parameters for Switching Circuits in Transient Analysis
  

Your Recent Searches
注：此贴来自solvnet,转载请注明出处！！




Saved Articles



Tags

• Saber simulation setting
  

© 2010 Synopsys, Inc. All Rights Reserved. CONTACT US|PRIVACY POLICY

另：今天仿真发现一个小技巧，Saber仿真时最好不要让电路中存在freenet(自由结点），否则电路仿出的结果可能不是你想要的；这种情况往往是由DC分析时，各元件的初始条件并非是实际电路中的值而引起的。